Home Staff Members

Top Ten

Lopez, Pedro

Personal Information:

Position: Researcher (Full Professor) Lopez, Pedro
Email: This e-mail address is being protected from spambots. You need JavaScript enabled to view it
Phone or fax: +34963877007x77572
Location: Valencia

Publications

  • Peñaranda, R., Gomez, C., Gomez, M. E., Lopez, P. & Duato, J. (2012). A New Family of Hybrid Topologies for Large-Scale Interconnection Networks. IEEE 11th International Symposium on Network Computing and Applications, 220-227. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J. (2011). How to reduce packet dropping in a bufferless NoC. Concurrency and Computation: Practice and Experience, 23(1), 86 - 99. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J. (2011). How to reduce packet dropping in a bufferless NoC. Concurrency and Computation: Practice and Experience, 23(1), 86-99. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J. (2011). How to reduce packet dropping in a bufferless NoC. Concurrency Computation Practice and Experience, 23(1), 86 - 99. [More] 
  • Alonso, M., Coll, S., Martínez, J. M., Santonja, V., Lopez, P. & Duato, J. (2010). Power saving in regular interconnection networks. Parallel Computing, 36(12), 696 - 712. [More] 
  • Ferrer, J.-L., Baydal, E., Robles, A., Lopez, P. & Duato, J (2010). A Scalable and Early Congestion Management Mechanism for MINs. In Proceedings of the 18th Euromicro Conference on Parallel, Distributed and Network-Based Processing, PDP 2010, pages 43 - 50. Piscataway, NJ, USA. [More] 
  • Petit, S., Ubal, R., Sahuquillo, J. & Lopez, P (2009). A power-aware hybrid RAM-CAM renaming mechanism for fast recovery. In Computer Design, 2009. ICCD 2009. IEEE International Conference on, pages 150 -157. [More] 
  • Petit, S., Ubal, R., Sahuquillo, J., Lopez, P. & Duato, J (2009). An Efficient Low-Complexity Alternative to the ROB for Out-of-Order Retirement of Instructions. In Nunez, A. & Carballo, P. P. (editors), Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on, pages 635 -642. [More] 
  • Mejia, A., Palesi, M., Flich, J., Kumar, S., Lopez, P., Holsmark, R. et al. (2009). Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 17(3), 356 -369. [More] 
  • Ludovici, D., Gilabert, F., Medardoni, S., Gomez, C., Gomez, M. E., Lopez, P. et al (2009). Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints. In 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09), pages 4 pp. -. Piscataway, NJ, USA. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J (2008). An Efficient Switching Technique for NoCs with Reduced Buffer Requirements. In Parallel and Distributed Systems, 2008. ICPADS '08. 14th IEEE International Conference on, pages 713 -720. [More] 
  • Gomez, C., Gilabert, F., Gomez, M. E., Lopez, P. & Duato, J. (2008). Beyond Fat--tree: Unidirectional Load--Balanced Multistage Interconnection Network. Computer Architecture Letters, 7(2), 49 -52. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J (2008). Exploiting Wiring Resources on Interconnection Network: Increasing Path Diversity. In Parallel, Distributed and Network-Based Processing, 2008. PDP 2008. 16th Euromicro Conference on, pages 20 -29. [More] 
  • Gomez, C., Gilabert, F., Gomez, M. E., Lopez, P. & Duato, J (2008). RUFT: Simplifying the fat-tree topology. In Parallel and Distributed Systems, 2008. ICPADS '08. 14th IEEE International Conference on, pages 153 - 160. Melbourne, VIC, Australia. [More] 
  • Gilabert, F., Medardoni, S., Bertozzi, D., Benini, L., Gomez, M. E., Lopez, P. et al (2008). Exploring high-dimensional topologies for NoC design through an integrated analysis and synthesis framework. In, pages 107 - 16. Piscataway, NJ, USA. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J (2008). An efficient switching technique for NoCs with reduced buffer requirements. In Parallel and Distributed Systems, 2008. ICPADS '08. 14th IEEE International Conference on, pages 713 - 20. Piscataway, NJ, USA. [More] 
  • Ferrer, J.-L., Baydal, E., Robles, A., Lopez, P. & Duato, J (2008). On the influence of the packet marking and injection control schemes in congestion management for MINs. In, pages 930 - 9. Berlin, Germany. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J (2008). Exploiting wiring resources on interconnection network: Increasing path diversity. In Parallel, Distributed and Network-Based Processing, 2008. PDP 2008. 16th Euromicro Conference on, pages 20 - 29. Toulouse, France. [More] 
  • Gomez, C., Gomez, M. E., Lopez, P. & Duato, J (2008). Reducing packet dropping in a bufferless NoC. In Euro-Par 2008 – Parallel Processing, pages 899 - 909. Berlin, Germany. [More] 
  • Pakin, S., Stunkel, C., Flich, J., Alfaro, F., Almasi, G., Bilas, A. et al. (2008). Workshop 9 Introduction: The Workshop on Communication Architecture for Clusters - CAC 2008. IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM, IEEE Computer Societ. [More] 
  • Requena, C. G., Villamon, F. G., Gomez, M. E., Lopez, P. & Duato, J. (2008). Beyond fat - Tree: Unidirectional load - Balanced multistage interconnection network. IEEE Computer Architecture Letters, 7(2), 49 - 52. [More] 
  • Ubal, R., Sahuquillo, J., Petit, S. & Lopez, P (2007). Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. In Computer Architecture and High Performance Computing, 2007. SBAC-PAD 2007. 19th International Symposium on, pages 62 -68. [More] 
  • Ubal, R., Sahuquillo, J., Petit, S., Hassan, H. & Lopez, P (2007). Leakage Current Reduction in Data Caches on Embedded Systems. In Intelligent Pervasive Computing, 2007. IPC. The 2007 International Conference on, pages 45 -50. [More] 
  • Ubal, R., Sahuquillo, J., Petit, S., Lopez, P. & Duato, J (2007). VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors. In Parallel Architecture and Compilation Techniques, 2007. PACT 2007. 16th International Conference on, pages 429 -429. [More] 
  • Gomez, C., Gilabert, F., Gomez, M. E., Lopez, P. & Duato, J (2007). Deterministic versus Adaptive Routing in Fat-Trees. In Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International, pages 1 -8. [More] 

Theses

 

Sponsors

Banner
Banner
Banner
Banner
Banner
Banner
Banner