Home 
Staff Members
Staff Members
VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors
| Research Area: | Processor Architecture | Year: | 2007 |
|---|---|---|---|
| Type of Publication: | In Proceedings | Keywords: | ROB head;VB structure;instruction fetch policies;multithreaded processors;validation buffer microarchitecture;buffer storage;multi-threading;parallel architectures;storage allocation; |
| Authors: | |||
| Book title: | Parallel Architecture and Compilation Techniques, 2007. PACT 2007. 16th International Conference on | ||
| Pages: | 429 -429 | ||
| Month: | sept. | ||
| ISSN: | 1089-795X | ||
| Abstract: |
The validation buffer (VB) Microarchitecture retires instructions out of order, by substituting the classical ROB by the VB structure. The VB removes the negative effect of long latency instructions located at the ROB head, which prevent other instructions from retiring and cause frequent pipeline stalls due to lack of space in the ROB. This work analyzes different multithreading models (coarse grain, fine grain and simultaneous multithreading) and a set of different instruction fetch policies.
|
||
| [Bibtex] | |||
